|
|
|
@ -403,7 +403,7 @@ module remote_access(
|
|
|
|
|
tx_toggle = 1;
|
|
|
|
|
|
|
|
|
|
transmit_dsp_status_counter = transmit_dsp_status_counter + 1;
|
|
|
|
|
data_storage_addra_reg = transmit_dsp_status_counter;
|
|
|
|
|
data_storage_addra_reg = transmit_dsp_status_counter[(RAM_ADDR_BITS-1):0];
|
|
|
|
|
if (transmit_dsp_status_counter >= (2**RAM_ADDR_BITS)) begin
|
|
|
|
|
transmit_dsp_status_done = 1;
|
|
|
|
|
data_storage_write_enable_reg = 1'bz;
|
|
|
|
@ -474,7 +474,7 @@ module remote_access(
|
|
|
|
|
reg [7:0] serial_command_timer = 0;
|
|
|
|
|
reg update_lcd_display = 0;
|
|
|
|
|
reg [7:0] serial_update_counter = 0;
|
|
|
|
|
reg [15:0] dsp_update_counter = 0;
|
|
|
|
|
reg [RAM_ADDR_BITS:0] dsp_update_counter = 0;
|
|
|
|
|
reg [7:0] received_lcd_display_string [31:0];
|
|
|
|
|
reg data_write_timer = 0;
|
|
|
|
|
reg waiting_on_dsp_processing = 0;
|
|
|
|
@ -604,7 +604,7 @@ module remote_access(
|
|
|
|
|
// DSP input data
|
|
|
|
|
if (dsp_update_counter < (2**RAM_ADDR_BITS)) begin
|
|
|
|
|
data_storage_remote_enable = 1;
|
|
|
|
|
data_storage_addra_reg = dsp_update_counter;
|
|
|
|
|
data_storage_addra_reg = dsp_update_counter[(RAM_ADDR_BITS-1):0];
|
|
|
|
|
data_storage_dina_reg = serial_rx_data_reg;
|
|
|
|
|
data_storage_write_enable_reg = 1;
|
|
|
|
|
data_write_timer = 3;
|
|
|
|
|